+353-1-416-8900REST OF WORLD
+44-20-3973-8888REST OF WORLD
1-917-300-0470EAST COAST U.S
1-800-526-8630U.S. (TOLL FREE)

Embedded Cryptography 2. Edition No. 1. ISTE Invoiced

  • Book

  • 432 Pages
  • February 2025
  • John Wiley and Sons Ltd
  • ID: 6036223

Embedded Cryptography provides a comprehensive exploration of cryptographic techniques tailored for embedded systems, addressing the growing importance of security in devices such as mobile systems and IoT. The books explore the evolution of embedded cryptography since its inception in the mid-90s and cover both theoretical and practical aspects, as well as discussing the implementation of cryptographic algorithms such as AES, RSA, ECC and post-quantum algorithms.

The work is structured into three volumes, spanning forty chapters and nine parts, and is enriched with pedagogical materials and real-world case studies, designed for researchers, professionals, and students alike, offering insights into both foundational and advanced topics in the field.

Embedded Cryptography 2 is dedicated to masking and cryptographic implementations, as well as hardware security.

Table of Contents

Preface xiii
Emmanuel PROUFF, Guenael RENAULT, Matthieu RIVAIN and Colin O'FLYNN

Part 1. Masking 1

Chapter 1. Introduction to Masking 3
Ange MARTINELLI and Melissa ROSSI

1.1. An overview of masking 3

1.2. The effect of masking on side-channel leakage 4

1.3. Different types of masking 5

1.4. Code-based masking: toward a generic framework 8

1.5. Hybrid masking 10

1.6. Examples of specific maskings 11

1.7. Outline of the part 12

1.8. Notes and further references 13

1.9. References 13

Chapter 2. Masking Schemes 15
Jean-Sebastien CORON and Rina ZEITOUN

2.1. Introduction to masking operations 15

2.2. Classical linear operations 15

2.3. Classical nonlinear operations 16

2.4. Mask refreshing 18

2.5. Masking S-boxes 21

2.6. Masks conversions 27

2.7. Notes and further references 35

2.8. References 37

Chapter 3. Hardware Masking 39
Begul BILGIN and Lauren DE MEYER

3.1. Introduction 39

3.2. Category I: td + 1 masking 42

3.3. Category II: d + 1 masking 46

3.4. Trade-offs 51

3.5. Notes and further references 53

3.6. References 55

Chapter 4. Masking Security Proofs 59
Sonia BELAID

4.1. Introduction 59

4.2. Preliminaries 60

4.3. Probing model 62

4.4. Robust probing model 67

4.5. Random probing model and noisy leakage model 70

4.6. Composition 74

4.7. Conclusion 81

4.8. Notes and further references 81

4.9. References 81

Chapter 5. Masking Verification 83
Abdul Rahman TALEB

5.1. Introduction 83

5.2. General procedure 84

5.3. Verify: verification mechanisms for a set of variables 87

5.4. Explore: exploration mechanisms for all sets of variables 97

5.5. Conclusion 108

5.6. Notes and further references 109

5.7. Solution to Exercise 5.1 109

5.8. References 111

Part 2. Cryptographic Implementations 113

Chapter 6. Hardware Acceleration of Cryptographic Algorithms 115
Lejla BATINA, Pedro Maat COSTA MASSOLINO and Nele MENTENS

6.1. Introduction 115

6.2. Hardware optimization of symmetric-key cryptography 116

6.3. Modular arithmetic for hardware implementations 118

6.4. RSA implementations 123

6.5. Post-quantum cryptography 125

6.6. Conclusion 126

6.7. Notes and further references 127

6.8. References 128

Chapter 7. Constant-Time Implementations 133
Thomas PORNIN

7.1. What does constant-time mean? 133

7.2. Low-level issues 138

7.3. Primitive implementation techniques 146

7.4. Constant-time algorithms 163

7.5. References 175

Chapter 8. Protected AES Implementations 177
Franck RONDEPIERRE

8.1. Generic countermeasures 178

8.2. Secure evaluation of the SubByte function 180

8.3. Other functions of AES 192

8.4. Notes and further references 197

8.5. References 198

Chapter 9. Protected RSA Implementations 201
Mylene ROUSSELLET, Yannick TEGLIA and David VIGILANT

9.1. Introduction 201

9.2. Building a protected RSA implementation step by step 203

9.3. Remarks and open discussion 213

9.4. Notes and further references 214

9.5. References 220

Chapter 10. Protected ECC Implementations 225
Lukasz CHMIELEWSKI and Louiza PAPACHRISTODOULOU

10.1. Introduction 225

10.2. Protecting ECC implementations and countermeasures 226

10.3. Conclusion 242

10.4. Notes and further references 242

10.5. References 245

Chapter 11. Post-Quantum Implementations 249
Matthias J. KANNWISCHER, Ruben NIEDERHAGEN, Francisco RODRIGUEZ-HENRIQUEZ and Peter SCHWABE

11.1. Introduction 249

11.2. Post-quantum encryption and key encapsulation 251

11.3. Post-quantum signatures 265

11.4. Notes and further references 275

11.5. References 278

Part 3. Hardware Security 289

Chapter 12. Hardware Reverse Engineering and Invasive Attacks 291
Sergei SKOROBOGATOV

12.1. Introduction 291

12.2. Preparation for hardware attacks 291

12.3. Probing attacks 300

12.4. Delayering and reverse engineering 303

12.5. Memory dump and hardware cloning 309

12.6. Conclusion 311

12.7. Notes and further references 311

12.8. References 312

Chapter 13. Gate-Level Protection 315
Sylvain GUILLEY and Jean-Luc DANGER

13.1. Introduction 315

13.2. DPL principle, built-in DFA resistance, and latent side-channel vulnerabilities 316

13.3. DPL families based on standard cells 318

13.4. Technological specific DPL styles 328

13.5. DPL styles comparison 331

13.6. Conclusion 331

13.7. Notes and further references 332

13.8. References 334

Chapter 14. Physically Unclonable Functions 339
Jean-Luc DANGER, Sylvain GUILLEY, Debdeep MUKHOPADHYAY and Ulrich RUHRMAIR

14.1. Introduction 339

14.2. PUF architectures 347

14.3. Reliability enhancement 353

14.4. Entropy assessment 358

14.5. Resistance to attacks 361

14.6. Characterizations 364

14.7. Standardization 365

14.8. Notes and further references 366

14.9. References 368

List of Authors 375

Index 379

Summary of Volume 1 385

Summary of Volume 3 393

Authors

Emmanuel Prouff ANSSI, France. Guenael Renault ANSSI, France. Mattieu Rivain CryptoExperts, France. Colin O'Flynn Dalhousie University, Canada.